

## **REMARKS**

No new matter has been added. The Applicant requests entry of the foregoing amendment prior to examination of the application on the merits.

Respectfully submitted,

Devin R. Jensen

Registration No. 44,805

Attorney for Applicants

TraskBritt, p.c.

P. O. Box 2550

Salt Lake City, Utah 84110-2550

Telephone: (801) 532-1922

DRJ/ps:jb

Date: June 8, 2001

N:\2269\3815\Restriction Requirement.wpd

## APPENDIX A

## Version with markings to show changes made

- 1. (Amended) A chip-scale package comprising:
- a semiconductor die having an active surface having at least one bond pad thereon;
- at least one conductive trace having an upper surface and a lower surface, the lower surface of said <u>at least one</u> conductive trace substantially non-conductively attached to a portion of the active surface of said semiconductor die;
- at least one conductive bond connecting the at least one conductive trace to the at least one bond pad on the active surface of said semiconductor die;
- at least one carrier bond attached to the upper surface of the at least one conductive trace; and an encapsulant material encapsulating said semiconductor die, the at least one conductive trace, the at least one conductive bond and a portion of the at least one carrier bond, the at least one carrier bond having another portion extending beyond said encapsulant material.
  - 2. (Amended) A chip-scale package comprising:
- a semiconductor die having an active surface having a plurality of bond pads thereon;
- a dielectric element having an upper surface and a lower surface, the lower surface of said [laminate] <u>dielectric element</u> attached to a portion of the active surface of said semiconductor die;
- a plurality of conductive traces, each trace of the plurality of conductive traces having an upper surface and a lower surface, the lower surface of each trace of said plurality of conductive traces attached to a portion of the upper surface of said dielectric element for connecting each conductive trace of said plurality of conductive traces to the active surface of said semiconductor die;
- a plurality of conductive bond members, at least one conductive bond member of the plurality of conductive bond [member] members connecting each conductive trace of said plurality of conductive traces to at least one bond pad of the plurality of bond pads on the active surface of said semiconductor die;

- a plurality of conductive carrier bonds, at least one carrier bond of the plurality of conductive

  carrier bonds disposed on the upper surface of each conductive trace of said plurality of
  conductive traces; and
- an encapsulating material disposed about at least portions of said semiconductor die, said dielectric element, said plurality of conductive traces, said plurality of conductive bond [wires] members and a portion of each carrier bond of said plurality of carrier bonds.
- 3. A chip-scale package as in claim 2, wherein said dielectric element includes an adhesive-coated polyimide tape.
- 4. A chip-scale package as in claim 2, wherein said dielectric element includes a polyimide film.
- 5. A chip-scale package as in claim 2, wherein the upper surface and lower surface of said dielectric element are attached respectively to a portion of the lower surface of each conductive trace of said plurality of conductive traces and a portion of the active surface of said semiconductor die connecting portions of said plurality of conductive traces and portions of said semiconductor die.
- 6. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive traces [comprise] comprises a plurality of lead fingers.
- 7. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive traces [comprise] comprises a conductive metal.
- 8. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive bond members [comprise] comprises a conductive metal.

- 9. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive bond members [comprise] comprises bond wires.
- 10. A chip-scale package as in claim 9, wherein said bond wires comprise gold or aluminum.
- 11. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive bond members [comprise] comprises TAB bonds.
- 12. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive bond members [comprise] comprises thermocompression bonds.
- 13. (Amended) A chip-scale package as in claim 2, wherein said plurality of <u>conductive</u> carrier bonds [include] <u>includes</u> metal.
- 14. (Amended) A chip-scale package as in claim 2, wherein said plurality of <u>conductive</u> carrier bonds [comprise] <u>comprises</u> a conductive or conductor-filled polymer.
- 15. (Amended) A chip-scale package as in claim 2, wherein said plurality of conductive carrier bonds [are] is selectively located on the upper surface of said plurality of conductive traces forming an array.
- 16. (Amended) A chip-scale package as in claim 2, wherein said plurality of <u>conductive</u> carrier bonds [comprise] <u>comprises</u> solder balls.
- 17. A chip-scale package as in claim 2, wherein said encapsulating material comprises a substantially non-conductive material.

- 18. A chip-scale package as in claim 2, wherein said encapsulating material comprises a material having a low modulus of elasticity.
- 19. (Amended) A chip-scale package as in claim 2, wherein each <u>conductive</u> carrier bond of said <u>plurality of conductive</u> carrier bonds further comprises an upper portion and a lower portion, said lower portion of a <u>conductive</u> carrier bond attached to the upper surface of a conductive trace of said plurality of conductive traces.
- 20. (Amended) A chip-scale package as in claim 19, wherein said encapsulating material is disposed about the lower portions of said <u>plurality of conductive</u> carrier bonds.